The explosion in complexity of VLSI chips has made it increasingly difficult for designers to manually carry out the chip and systems design. Automated synthesis from behavioral specifications is emerging as a most promising approach to the implementation of large scale systems. Current behavioral level design models lack the capability of capturing important physical design effects such as wiring and floorplanning which are first order factors in layout area and performance (especially for large scale designs). Relying on such incomplete and abstract models when performing early design decisions could therefore adversely affect the quality of the final solution. Unfortunately, the exact physical attributes of a design are not known until the design process is carded out in full. Since design steps are quite expensive, it is not feasible to go through a full design iteration step every time a high level decision is made. Thus, in order to approximate a realistic layout model of hardware, the designer must rely on efficient but accurate estimates of the various design metrics throughout the design process. This way, the physical effects can be properly accounted for without incurring an unacceptable penalty in runtime.
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